Sun Microsystems, Inc.   Oracle System Handbook - ISO 7.0 May 2018 Internal/Partner Edition
   Home | Current Systems | Former STK Products | EOL Systems | Components | General Info | Search | Feedback

SPARC M5-32 : Reference


Reference Synopsis Last Modified Date
2020679.1 M5-32 and M6-32 Training/Knowledge Page 2015-06-15
1944777.1 ILOM-8000-AF Errors detected on SP 2017-09-19
1938962.1 SPT-8001-WR - Redundant Phase Voltage Rail Failure 2017-09-21
1907465.1 SPARC LDOM CLI Cheat Sheet 2017-12-15
1683087.1 SPARC M5-32 and M6-32 Servers: Interconnect, FMA Fault Proxying and LDOM configuration 2017-10-11
1632517.1 SPARC M5-32 and M6-32 Servers Customer Actions: FRU configured out of Solaris 2014-08-06
1632511.1 SPARC M5-32 and M6-32 Servers Customer Actions: True HOT Swap 2016-08-01
1632508.1 SPARC M5-32 and M6-32 Servers Customer Actions: PDomain Down 2014-08-06
1632447.1 SPARC M5-32 and M6-32 Servers Customer Actions: Platform Down 2014-08-06
1632409.1 SPSUN4V-8001-GS - Memory uncorrectable error 2017-09-20
1597574.1 Mx-32 Power-on Progress 2017-10-11
1545162.1 SPARC M5-32 and M6-32 Servers : PCI Card Identification 2017-10-11
1540816.1 SPARC M5-32 and M6-32 Servers: Firmware Image Software Version Matrix Information 2018-04-20
1540394.1 SPARC M5-32 and M6-32 Servers: How to deal with a hung or unresponsive Physical Domain 2017-10-11
1539275.1 SPARC M5-32 and M6-32 Servers: Minimum supported Firmware, Software and Solaris patches page 2017-10-11
1526323.1 SPT-8001-HY - Console Communication Fault 2017-09-21
1526320.1 SPT-8001-G4 - SP Communication Path Failure 2017-09-21
1526318.1 SPT-8001-FR - Ethernet Communication Failure 2017-09-21
1526313.1 SPT-8001-DQ - Component Over Temp 2015-12-22
1526311.1 SPT-8001-CE - Component Temp Warning 2015-12-22
1526309.1 SPT-8001-AJ - Board Over Temp 2015-12-22
1526308.1 SPT-8001-92 - Board Over Current 2017-09-21
1526307.1 SPT-8001-8X - Clock Failure 2017-09-21
1526304.1 SPT-8001-7P - FPGA Internal Fault 2017-09-21
1525623.1 SPSUN4V-8001-EP - Memory Buffer-Controller Interconnect CRC Error 2015-12-17
1525619.1 SPSUN4V-8001-DA - CPU to CPU CRC Error 2015-12-16
1525615.1 SPSUN4V-8001-6Q - CPU-Switch Interconnect Lane Failover 2015-12-17
1525613.1 SPSUN4V-8001-CH - System Directory Errors 2015-12-17
1525612.1 SPSUN4V-8001-AD - Switch Chip Uncorrectable Error 2015-12-17
1525609.1 SPSUN4V-8001-9Y - Excessive Chip Level Correctable Errors 2015-12-17
1525607.1 SPSUN4V-8001-83 - Unrecoverable CPU to Switch CRC Error. 2015-12-17
1525605.1 SPSUN4V-8001-7C - Excessive Chip-to-Chip Recoverable Errors 2015-12-17
1525586.1 SPSUN4V-8001-4R - Excessive Chip-to-Chip Errors 2015-12-17
1525533.1 SPSUN4V-8001-54 - CPU-Switch Interconnect CRC Error 2015-12-17
1525531.1 SPSUN4V-8001-F5 - Memory interconnect correctable errors exceeded acceptable limits 2017-09-20
1524384.1 SPT-8001-6A - A CPU board has a critical fault and cannot be used. 2017-09-21
1524343.1 SPT-8001-45 - The system does not have adequate activation keys for all installed hardware. 2017-03-09
1524320.1 SPT-8001-5S - An unsupported FRU is present in the system. 2017-03-09
1524293.1 SPSUN4V-8001-2X - IO device failed to initialize 2017-09-19
1524290.1 SPSUN4V-8001-1E - IO chip-to-chip recoverable errors exceeded acceptable limits 2017-09-19
1524256.1 ILOM-8000-4T - Service Processor failed Power-On Self Test 2017-09-19
1524228.1 SPSUN4V-8001-0J - IO interconnect problem during initialization 2018-01-30
1524227.1 SPSUN4V-8000-YE - IO interconnect failure during power-on testing 2017-09-19
1524226.1 SPSUN4V-8000-XJ - IO device error during power-on testing 2017-09-19
1524218.1 SPSUN4V-8000-VX - Memory CRC correctable errors exceeded acceptable limits 2017-09-19
1524202.1 SPSUN4V-8000-U4 - DRAM chip correctable errors exceeded acceptable limits 2017-09-19
1524201.1 SPSUN4V-8000-TR - DIMM correctable errors exceeded acceptable limits 2017-09-19
1524200.1 SPSUN4V-8000-SC - Addressing error 2015-12-17
1524199.1 SPSUN4V-8000-RQ - No CPUs signed on 2017-09-19
1522875.1 SPSUN4V-8000-QY - DRAM correctable errors exceeded acceptable limits 2017-09-19
1522862.1 SPSUN4V-8000-P3 - Telemetry inconsistency 2017-09-19
1522859.1 SPSUN4V-8000-NH - Chip-Chip recoverable errors exceed limits 2017-09-19
1522857.1 SPSUN4V-8000-MD - Memory DRAM row correctable errors exceeding acceptable limits 2015-12-17
1522831.1 SPSUN4V-8000-LP - Memory DRAM correctable errors exceeding acceptable limits 2017-09-19
1522829.1 SPSUN4V-8000-KA - Memory interconnect correctable errors exceeded acceptable limits 2017-09-19
1522828.1 SPSUN4V-8000-JS - System directory errors exceeded acceptable limits 2015-12-17
1522827.1 SPSUN4V-8000-EJ - Memory uncorrectable error 2017-09-19
1522824.1 SPSUN4V-8000-DE -- Memory DRAM data pin correctable errors 2016-09-23
1522811.1 SPSUN4V-8000-4Y - Chip protocol violation 2017-09-19
1522791.1 SPSUN4V-8000-W2 - Memory link unrecoverable error 2017-09-19
1522789.1 SPSUN4V-8000-H5 - Memory module errors exceeded limits 2017-09-19
1522787.1 SPSUN4V-8000-GX - Memory link lane failover 2017-09-19
1522784.1 SPSUN4V-8000-F2 - Memory link recoverable CRC errors exceeded acceptable levels 2017-09-19
1522759.1 SPSUN4V-8000-84 - Chip-level uncorrectable error encountered. 2017-09-19
1522758.1 SPSUN4V-8000-7D - Chip-level correctable errors exceeded acceptable levels 2017-09-19
1522756.1 SPSUN4V-8000-6H - A processor cache line has exceeded acceptable levels of correctable errors 2015-12-17
1522733.1 SPSUN4V-8000-CQ - Memory module correctable errors exceeding acceptable levels 2017-09-19
1522731.1 SPSUN4V-8000-AC -- Core-level uncorrectable error encountered 2017-09-19
1522729.1 SPSUN4V-8000-9R - Single core correctable errors exceeded acceptable levels 2017-09-19
1522721.1 SPSUN4V-8000-53 - Chip-to-chip unrecoverable error 2017-09-19
1522720.1 SPSUN4V-8000-35 - Chip-to-chip lane failover 2017-09-19
1522670.1 SPSUN4V-8000-2S - Chip-to-chip recoverable CRC errors exceeded acceptable levels 2017-09-19
1522659.1 SPSUN4V-8000-1A - Boot Bus Error 2017-09-19
1120673.1 SPT-8000-3R - Fan Speed Below Normal Range 2017-10-17
  Copyright © 2018 Oracle and/or its affiliates.  All rights reserved.
 Feedback