Sun Microsystems, Inc.  Oracle System Handbook - ISO 7.0 May 2018 Internal/Partner Edition
   Home | Current Systems | Former STK Products | EOL Systems | Components | General Info | Search | Feedback

Asset ID: 1-79-2240963.1
Update Date:2017-05-23
Keywords:

Solution Type  Predictive Self-Healing Sure

Solution  2240963.1 :   M12-if.fe-cpu-xb Fatal error on the interface between a CPU chip on a CMUU or a CMUL and a XB-chip on an XBUQ  


Related Items
  • Fujitsu SPARC M12-2S
  •  
Related Categories
  • PLA-Support>Sun Systems>Sun_Other>Sun Collections>SN-OTH: Sun PSH
  •  




In this Document
Purpose
Details
References


Applies to:

Fujitsu SPARC M12-2S
SPARC

Purpose

Provide additional information for message IDs: M12-if.fe-cpu-xb

Fujitsu fault codes:

01920421, 01920424

Details

Type

Hardware Fault
   if.fe-cpu-xb

Severity

Major

Description

Fault due to a fatal error on the interface between a CPU chip on a CMUU or a CMUL and a XB-chip on an XBUQ detected while adding a Building Block to a PPAR.

Automated Response

The single PPAR using this building block is reset.

Impact

A Building Block is deconfigured.

Indicted Hardware

The XBUQ is the first suspect and CMUU or CMUL is the second suspect.

Suggested Action for System Administrator

The recommended service action for this event is to schedule replacement of the affected component(s) at the earliest possible convenience. Although the hardware may be functioning, it is not intended nor recommended that the faulted component(s) remain in the system for a prolonged period of time.

Refer to the following document for the latest procedures for displaying event content in preparation for submitting a service request and applying any post-repair actions that may be required.

PSH Procedural Article for Fujitsu M10 Diagnosis (Doc ID 1525156.1)


Attachments
This solution has no attachment
  Copyright © 2018 Oracle, Inc.  All rights reserved.
 Feedback