Fujitsu M10-4
 
Fujitsu M10-1
 
Fujitsu M10-4S
 

PLA-Support>Sun Systems>Sun_Other>Sun Collections>SN-OTH: Sun PSH
 

In this Document

Purpose

Details

References

Applies to:

Purpose

Provide additional information for message ID: M10-mbc.se

Fujitsu fault codes:

02002b00, 05071000, 05071002, 05071006, 05071008, 05071201,
05071205, 05072002, 0507200d, 05072012

Details

Type

Hardware Fault

   mbc.se

Severity

Major

Description

Fault due to a serious internal error detected by an MBC chip within itself.

This fault can occur on:

- an MBC chip on an XBU for M10-4S systems or XSCFUX on an XB-Box;
- an MBC chip on a MBU for M10-1 systems;
- an MBC chip on a CMUL for M10-4 or M10-4S systems.

Faults due to the MBC chip on an MBU or CMU can be subcategorized as follows:

- the fault can occur on a common part of the MBC chip;
- the fault can occur on the part of the MBC chip dealing with the SRAM used for communication between domains and the XSCF;
- the fault can occur on the part of the MBC chip that interfaces with a specific Building Block;
- the fault can occur on the part of the MBC chip that provides the TTY interface for a specific XSB.

Faults dealing with the portion of an MBC chip on an MBU (for M10-1 systems) or CMUL (for M10-4/4S systems) that interfaces with an LSB can be detected by POST. If the fault was detected while running POST, such event is listed in the following categories:

- fe-tod-err: 02002b00 An error is detected by checking tod function;

If the fault is fe-tod-err, the domain stops using the tod.

Automated Response

If the fault was detected on the MBC chip of a MBU (for M10-1) / CMUL(for M10-4/4S), and the fault affects the entire MBC chip:

- no immediate action is taken. However, any future faults via the MBC cannot be diagnosed (because the MBC is required for diagnosis).

If the fault is on the SRAM of the MBC chip, any of the domains on the CMUL/MBU may panic due to an uncorrectable error.

Impact

If the fault was detected on the MBC chip of a MBU of an M10-1 system and the fault affects the entire MBC chip:

- the MBU along with all its corresponding IO is deconfigured after the PPAR using the MBU reboots.

If the fault was detected on the MBC chip of a CMUL of an M10-4/4S system and the fault affects the entire MBC chip:

- the CMUL along with all its corresponding IO is deconfigured after the PPAR using the CMUL reboots.

For M10-1 or M10-4 systems, if the fault is on the SRAM of the MBC chip, the platform will gradually become unbootable because domains will not be allowed to reboot.

Indicted Hardware

If the fault was detected on the MBC chip of a CMUL of a M10-4 or M10-4S system:

- the CMUL is marked for replacement.

If the fault was detected on the MBC chip of the MBU of an M10-1 system:

- the MBU is marked for replacement.

Suggested Action for System Administrator

The recommended service action for this event is to schedule replacement of the affected component(s) at the earliest possible convenience. Although the hardware may be functioning, it is not intended nor recommended that the faulted component(s) remain in the system for a prolonged period of time.

Refer to the following document for the latest procedures for displaying event content in preparation for submitting a service request and applying any post-repair actions that may be required.

PSH Procedural Article for Fujitsu M10 Diagnosis (Doc ID 1525156.1)

This solution has no attachment