Sun Microsystems, Inc.  Oracle System Handbook - ISO 7.0 May 2018 Internal/Partner Edition
   Home | Current Systems | Former STK Products | EOL Systems | Components | General Info | Search | Feedback

Asset ID: 1-79-1531943.1
Update Date:2015-12-31
Keywords:

Solution Type  Predictive Self-Healing Sure

Solution  1531943.1 :   M10-io.pciex.switch.fe - Fatal error within a PCIe switch chip  


Related Items
  • Fujitsu M10-4
  •  
  • Fujitsu M10-1
  •  
  • Fujitsu M10-4S
  •  
Related Categories
  • PLA-Support>Sun Systems>Sun_Other>Sun Collections>SN-OTH: Sun PSH
  •  




In this Document
Purpose
Details
References


Applies to:

Fujitsu M10-4
Fujitsu M10-4S
Fujitsu M10-1
SPARC

Purpose

Provide additional information for message ID: M10-io.pciex.switch.fe

Fujitsu fault codes:

0200242d, 0200242e, 0200242f, 02002430, 02002434, 02002436,
02002437

Details

Type

Hardware Fault
   io.pciex.switch.fe

Severity

Minor

Description

Fault due to a fatal error within a PCIe switch chip.

Automated Response

If the fault is detected by Power On Self Test (POST), then no immediate action is taken. Otherwise, the domain using the related portion of PCIe switch chip is reset.

Impact

All the IO behind the PCIe switch chip is deconfigured.

Indicted Hardware

For M10-1 systems, the MBU is marked for replacement.
For M10-4/4S systems, the CMUL is marked for replacement.
For PCI-Box, the Linkcard is marked for replacement.

If the fault was detected while running POST, such events are listed in the following categories:
- fe-linkup-err: 0200242d The PCIe linkup process failed
- fe-linkup-disconnect-err: 0200242e, 02002437 The link disconnect that occurs during the POST linkup linkup process failed
- fe-no-access: 0200242f The PCIe device was not accessible
- fe-linkup-tlu-ue: 02002430 The TLU UE (Uncorrectable Error) status was not zero during the PCIe linkup process;
- fe-reg-cmp-err: 020002434, 02002436 An error is detected by writing to an register in PCIe switch chip and not getting the expected result when reading back

For M10-1 systems:

if this is PCIe switch chip 0, then built-in disks, built-in USB i/f, built-in GbE port#0 and #1, and the first PCIe slot are deconfigured. If this is PCIe switch chip 1, then built-in GbE port#2 and #3, the second and third PCIe slots are deconfigured.

For M10-4/4S systems:

if the fault was detected on PCIe switch chip 0 on CMUL, then all the built-in IO behind the PCIe switch chip is deconfigured (built-in disks, built-in GbE, and built-in USB i/f.).
If the fault was detected on PCIe switch chip 1 on CMUL, then the first, second and third PCIe slots are deconfigured.
If the fault was detected on PCIe switch chip 2 on CMUL, then the fourth, fifth, sixth and seventh PCIe slots are deconfigured.
If the fault was detected on PCIe switch chip 2 on CMUL on M10-4, then the eighth, ninth, tenth and eleventh PCIe slots are deconfigured.
If the fault was detected on PCIe switch chip 2 on CMUL on M10-4S, then the eighth PCIe slot is deconfigured.

For PCI-Box:

If the fault was detected on a PCIe switch chip on a Linkcard, then all the slots behind the PCIe switch chip are deconfigured i.e. all the PCIe slots in the PCI expansion box connected via this Linkcard are deconfigured.

Note: For PCI-Box, PCIe switches on the link board and IOB are not tested by POST. They are tested by PCI expansion box firmware instead.

Suggested Action for System Administrator

The recommended service action for this event is to schedule replacement of the affected component(s) at the earliest possible convenience. Although the hardware may be functioning, it is not intended nor recommended that the faulted component(s) remain in the system for a prolonged period of time.

Refer to the following document for the latest procedures for displaying event content in preparation for submitting a service request and applying any post-repair actions that may be required.

PSH Procedural Article for Fujitsu M10 Diagnosis (Doc ID 1525156.1)


Attachments
This solution has no attachment
  Copyright © 2018 Oracle, Inc.  All rights reserved.
 Feedback